ABSTRACT This paper describes a graphical method of nonlinear circuit analysis. The method combines circuit analysis using driving-point impedances and signal flow graphs with distortion analysis using the Volterra series. The result is a method of distortion analysis which is more intuitive and flexible than traditional methods. The method is demonstrated in the analysis of a common-emitter amplifier in which the second-and third-order harmonic distortion ratios are determined. The method is also applied to comparing the distortion of different voltage buffer circuits based on an emitter follower and on a differential pair with unity gain feedback.
INTRODUCTION
Distortion is a key issue in the design of many types of circuits. The Volterra series has long been used to analyze distortion in analog circuits [l] . Unlike numerical simulations which give no information about the source of the distortion, closed form expressions for distortion components in terms of circuit parameters can be found using the Volterra series. Unfortunately, the method of presenting the Volterra series analysis can be complex, and its results give little instinct into how the distortion is affected by the circuit parameters. Consequently, the Volterra series is often under-utilized by circuit designers.
In this paper we demonstrate how signal flow graphs (SFG), traditionally applied to linear systems, can be combined with the Volterra series to present a more intuitive analysis of distortion when the circuit behaves in a weakly nonlinear way. The SFG is derived using driving-point impedance analysis, or the DPI/SFG method proposed by Ochoa [2] [3] . The method is demonstrated in the distortion analysis of a common-emitter amplifier. Simulation results are provided to demonstrate the accuracy of the expressions derived using the SFG. The SFG method is used to obtain apriori distortion figures and trends prior to lengthy and involved simulations involving transient analysis and FFT. Finally, we demonstrate how this method can be used by designers to gain insight through the distortion analysis of two different buffer circuits realizations that are based on an emitter follower and a differential pair. (3) where IB is the base dc bias current, and the power series coefficients are given by K2g ,t K2gm/ = g /(20 V ), K3gc=K g/P =g/(6PtV2) (4) vcC RL CL V Vin Q v The linear, second-, and third-order responses of the amplifier can be represented together in a single SFG as shown in Figure 4 . The Volterra Series has allowed us to separate the response of each order and to create a SFG where the node voltages directly correspond to the Volterra kernels [5] [6]. We can obtain the Volterra kernels directly by applying a normalized input, vin=I, and by solving the output signal for each order system.
Boxes are drawn around the SFG of the linear small-signal circuit to emphasize that the same basic linear network is solved for each order subsystem but with different nonlinear inputs. The linear properties of SFGs such as superposition still hold within these boxes. Three additional symbols in the graph are introduced which are not usually used in SFGs since they represent nonlinear operations: the x2 block, the x3 block, and the multipli- Our first step is to analyze the linearized circuit shown in Figure 5 by removing all the sources of nonlinearities in the circuit, and to determine the first-order SFG block, H1. The SFG shown in Figure 6 can be easily derived from the circuit using the DPI/SFG method [2] [31, where the black circles represent node voltages, and the white circles represent the short-circuit currents at the same nodes. To obtain the Volterra kernel Hjvout(s), we normalize the input and rename nodes as shown in the first-order system in Figure 4 . The resulting transfer function is
The notation we use for the transfer function Hl,,,t(s) is such that the subscript '1' refers to a Ist order kernel transform and the subscript 'vout' refers to the output node. The same network is solved for each order but at different frequencies and with different expressions for the nonlinear sources. In [4] it was shown that the nonlinear response of order n can be determined in terms of the lower order nonlinear responses.
To solve for the second-order kernel, the SFG is obtained from the circuit in Figure 7 after setting n=2, note that the input voltage is short-circuited. In the SFG of Figure  4 , the contribution of the second-order nonlinear current sources is represented by the additional branches going into the short-circuit current nodes, i2SCb and i2SCout. To calculate the third-order harmonic distortion component the Volterra kernels are found by solving for node voltages in the linearized network of the third-order system labelled in Figure 4 . The total nonlinear current going into the short-circuit node i3SCb is due to the nonlinear current iB through g,; and can be referred to as i3NLg.v Similarly, the total nonlinear current going into i3SC.ut is due to the current ic of transconductance gm and referred to as i3NLgm* Since Hvbe is independent of frequency, the third-order nonlinear current sources are [5] 3g,i pi K3 I3 + 2K if H(9 3 NLg,r, t3NL 3gm I'be 2gmlllvbe 2vbe (9) As (9) illustrates, the third-order nonlinearity results from a component due to the multiplication of three 1St order signals, and a component due to the multiplication of a jSt order signal and a second-order signal. Making use of (4) and (6) HD3 is the ratio between the third-order output and the first-order output when jco3 = jto2 = itol.
Agaiin, we see that at low frequencies, HD3 is independenit of bias point, HD3 = A/24V,, and at high frequenicies, the distortion reduces to HD3 = A/72Vt. In general, the third-order harmoniic distortion is a function of frequency given by (15). Figure 9 compares the third-order harmonic distortion obtained from (15) with that obtained from the transient analysis, which was repeated at different frequencies for an input amplitude of IOmV. We notice that the SFG obtained HD3 is close to the actual HD3. Thus the SFG of Figure 4 illustrates how nonlinear signal components are introduced into the system and how they propagate.
Both circuits have the saiame function but differ in malniy characteristics suchi as the level shift thalt takes place in the emitter follower, the accuracy of the gain offered by the circuit (ideally unity), the distortioni offered by each circuit, and the bandwidth. The differential pair is biased using twice the current as the emitter follower to ensure the same DC point for all transistors.
Consequently, all transistors have the same power series coefficients. The low fi-equency combined SFGs of both circuits can be obtained as explained previously, and are shown here in Figure 11 and Figure 12 , wxhich show only to the second-order to illustrate the method, but it can be extended to any order. 
The relation between the kernel HI,, of the differential pair and the output kernel can be expressed as: The SFG of the DP with feedback can now be reduced using SFG rules to make the comparison between both circuits possible; all inputs are referred back to a single input node, and the overlapping loops are separated (Appendix). The reduced SFG for the DP is shown in Figure 13 . The purpose of the SFG manipulation is to represent both SFGs in a way to allow a direct comparison. We see that both circuits have essentially the same SFG but with different transmittances to the second-order system, where k2DP = (k2gm (HIvout( I -_)2 -(I -H 1,,,A) 2))/2 (19) and, 2EF 2gm This implies that the ratio of the second-order distortion generated by both circuits is directly related to the ratio of the coefficients on the input branches in the SFGs of Figure 12 and Figure 13 . For a bias current of 100gA, ,=84, and R=l5KS,, the gain of the DP was Hi,.ut=0.93, and the ratio A=1.034, while the gain of the EF was H 1vout=0.9989. Using these values this ratio is 52.4 dB. This is confirmed by the simulation results in Figure 14 . Since the EF was biased with a high impedance current source and wasn't connected to a resistive load, the emitter current and hence the base-emitter voltage is fixed, this explains why the EF offered low distortion. On the other hand in the DP, the sum of the emitter currents of both transistors is fixed but as the input voltage varies the current distribution slightly changes. The input stage can be viewed as an EF loaded with two resistors in series (l/gm+R), then the output voltage is taken across R. This explain why the gain of the DP in this case is less than the EF. Consequently, the base-emitter voltage of the DP transistors varies more than in the EF case giving rise to more distortion. The same analysis can be carried out to compare the third-order distortion. In which the SFG will remain the same, and the only change will be the injected third-order nonlinear~~~. 
